



Folded Cascode Operational Amplifier Design Utilizing 0.25 µm CMOS Technology

Taha Rashid^{1,2}, Mohammed RASHEED^{3, 4}, Mohammed Abdelhadi Sarhan⁵, Ahmed Shawki Jaber⁶, Mustafa Nuhad Al-Darraji⁷, Tarek Saidani⁸, Ahmed Rashid¹

¹College of Arts, Al-Iraqia University, Baghdad, Iraq

²Computer and Microelectronic Systems, Faculty of Engineering, Universiti Teknologi Malaysia (UTM), Skudai 81310, Johor Bahru, Malaysia

³Applied Sciences Department, University of Technology, Baghdad, Iraq

⁴MOLTECH Anjou, Universite d'Angers/UMR CNRS 6200, 2, Bd Lavoisier, 49045 Angers, France

⁵Mathematics Science Department, College of Science, Mustansiriyah University, Baghdad, Iraq

⁶Mathematics Science Department, College of Science, Mustansiriyah University, Baghdad, Iraq

⁷Department of Biology, College of Science, University Of Al-Anbar, Anbar, Iraq

⁸Department of Physics, Akli Mohaned Oulhadj University of Bouira, Bouira, 10000, Algeria

*Corresponding author: Mohammed RASHEED

DOI: https:// doi.org/10.55145/ajest.2023.01.01.009 Received Septemper 2022; Accepted November 2022; Available online Januery 2023

ABSTRACT: A one-stage Folded Cascode Operational Amplifier with the self-biasing scheme for the PMOS differential input stage is designed by using LTspice simulator and the designing procedure is described. This folded op amp will have a high Common-mode input range (ICMR) and a high maximum voltage output thereby high gain. The LTspice simulation results correlate very well with the hand calculations obtained theoretical values. All the MOSFETs are kept in saturation to ensure high open loop gain. Then, a two-stage op amp circuit has been designed by assuming Zero (z)= 10 GB, and phase margin (PM= 680). The obtained result of the output gain for this design was Avo= 91 dB, indicating that the design has a high gain.

Keywords: High ICMR, high open loop DC voltage gain, power dissipation, Zero (z), phase margin (PM)

1. INTRODUCTION

Complementary Metal Oxide Semiconductor (CMOS) technology is constantly scaled down to realize low-cost, high-speed, high-density, and low-power digital systems. Because of the rapid evolution in digital CMOS technology, single-chip solutions becoming a charming process for systems when the elaboration is increased [1]. The development of integrated circuit (IC) technologies for three conventions in the past, the world has been faced rapid growth to cope up with forever always growing elaborations of signal processing systems [2-4]. Several applications can be utilized with the ICs such as radar, medical imagining technique, speech processing, satellite communication, instrumentation, sonar, and communications, ... etc [5, 6]. One of the most core parts of the several mixed analog and signal circuit design system is the Operational amplifier (Op-amps) [7, 8]. In general, op-amps are classified into many kinds of topologies for example two-stage op-amp folded cascode op-amp and telescopic op-amp [9, 10]. A PMOS differential folded cascode op-amps circuit has been designed in this paper. The LTspice software is used for the designing and simulation [11-23].

2. MATERIALS AND MOTHOD

This study is divided into two milestones; the first milestone shows the one-stage folded op-amp, while in the second milestone two-stage is implemented. The software used to design both milestones is LTspice.

Milestone 1

The main goal in this milestone is to design a one-stage folded op amp with self-biasing scheme to the following specifications:

Taha Rashid et al., Al-Salam Journal for Engineering and Technology Vol. 2 No. 1 (2023) p. 76-84

- Power dissipation $\leq 2.5 \text{ mW}$
- Open loop DC voltage gain, $|Av0| \ge 500$
- Overdrive voltage, |VOD| = 0.3 V for all transistors excluding the input pair
- Gate length, $L = 2 \mu m$ for all transistors

The design of the circuit obtained for required folded op amp as shown in Figure 1



FIGURE 1. - One-stage folded cascode operational amplifier

In Figure 1, I_{ref} and I_{ss} assumed to be 120 μ A. The circuit designed in such a way that all the MOSFETs are in saturation which can be seen in obtained hand calculations. The widths obtained for the biasing circuit, some changes are done so that all the transistors may come in saturation. As width of MBN1 has been changed to 8.8 μ m from the hand calculated value 11.59 μ m. And width of MBP1 is reduced to (32 from 44.44) μ m (hand calculated value). To get 0.52 V overdrive for both M₁ and M₂, its widths have been changed to 30 μ m.

The widths and biasing of the circuit in Figure 1 have been calculated using the values considered for power dissipation and open loop DC voltage gain (given in the specifications).

3. DESIGN PROCEDURE

In milestone 1, for the given specifications, a one-stage folded cascode Operational Amplifier is designed with the self-biasing scheme for the PMOS differential input stage. The design procedures are as follows:

- At first, the different components of the op amp are named like the transistors, biasing circuit and input voltages.

Table 1

- Tail current replicated with the help of a cascode current source and implemented all the bias voltages for the op amp with the high-swing cascode current mirror biasing circuit (improved). Details of the procedure can be seen from the circuit diagram in Figure 1 and the hand-calculations as shown in Table 1.

On own Domomotor

Table 1. – Op-amp rarameters				
Parameter	Value			
ISS	120 µA			
<i>I</i> D5	120 µA			
<i>I</i> D6	120 μΑ			
$ V_{\mathrm{OD1}} $, $ V_{\mathrm{OD2}} $	0.52 V			
$V_{\rm ICM(min)} < ICMR < V_{\rm ICM(max)}$	-0.1 <icmr<0.98< td=""></icmr<0.98<>			
$V_{O(max)} < V_O < V_{O(max)}$	$0.66 < V_o < 1.82$			

Now, determining Input Common-Mode Range (ICMR) by obtaining the transfer curve plot using DC analysis. Then, choosing a particular value of VIN, CM such that current source is operating and transistors M_1 and M_2 are in saturation. Then, running the operating point analysis (.op) to verify the correct operation of the circuit. Thus, from it's result, ensuring that $M_1 \sim M_10$ transistors are saturated by changing the width values if needed as shown in Table 2.

	Table 2 Saturated values of transistors M1 ~ M10					
	M ₁ , M ₂	M ₃ , M ₄	M ₅ , M ₆	M ₇ , M ₈	M ₉ , M ₁₀	
$V_{\rm dsat}~(V_{\rm OD})$	0.68	0.3	0.3	0.3	0.3	
$V_{ m ds}$	1.18	1.5	0.308	0.39	0.306	
Saturated ?	Yes	Yes	Yes	Yes	Yes	

Table 2. - Saturated values of transistors $M_1 \sim M_{10}$

Finally, measuring the gain using the transient analysis (.tran), the frequency of the small-signal is set as 1 kHz and its amplitude as 0.025 mV for both V_{in1} and V_{in2} . But, the V_{in2} is having 180° phase difference with respect to V_{in1} to bring the circuit in Differential mode, and then measuring the differential gain by measuring the peak-to-peak output signal divided by the differential input signal, also running transfer function analysis (.tf) to confirm the gain as shown in Table 3.

Table	3.	- The	values	of	power	dissi	pation	and	output	gain

Parameter	Value
PD	1.8 mW
A _{VO}	1646

4. RESULTS AND DISCUSSION

4.1 RESULT OF THE OPERATING ANALYSIS: NETLIST FILE OF THE DESIGN

Figure 2 shows the value of Vout of the designed circuit.



FIGURE 2. - Output voltage of the designed circuit

From the above operating points, the correct operation of the circuit is verified. The values of the different nodes of the circuit ensure that all the transistors are in saturation. Moreover, all the results obtained are matched by hand calculations.

W/L Ration of the Transistor

$$\frac{W}{L} = \frac{I_{SS}}{\frac{1}{2}\mu C_{ox} V_{DSAT}}$$
(1)
 \Rightarrow PMOS transistor

$$\frac{W}{L} = \frac{I_{SS}}{K_P V_{DSAT}} \tag{2}$$

$$Gain = g_{m1}([g_{m7}.r_{ds7}.(r_{ds1} \setminus r_{ds9})] \setminus [g_{m3}.r_{ds3}.r_{ds5})])$$
(3)

4.2 TRANSFER CURVE PLOT

Figure 3 shows the transfer curve plot of the designed circuit.





By using the DC analysis, the transfer curve plot is obtained as in figure 3. sweeping the voltage of V_{in1} from (0 to 2.5) V with step of 0.1 V to see the ICMR range of the design for which the circuit is working correctly. Thus, 0.4 V is chosen as the common mode voltage for the proper Dc operation. The maximum output voltage from the plot in Figure 3 is gotten, of about 2.496 V.

4.3 TRANSIENT PLOTS

Figure 4 shows the transient plot of the designed circuit.



FIGURE 4. - Transient plot of the designed circuit

For transient plot in Figure 4, the frequency of the small-signal is set as 1 kHz and its amplitude as 0.025 mV for both V_{in1} and V_{in2} . But, the V_{in2} is having 180 degree phase difference with respect to V_{in1} to bring the circuit in Differential mode, and then measuring the differential gain by measuring the peak-to-peak output signal divided by the differential input signal. The open loop DC voltage gain is got as 1646 for the above design.

4.4 TRANSFER FUNCTION OUTPUT

Figure 5 shows the transfer function output of the designed circuit.



FIGURE 5. - Transfer function output of the designed circuit

The transfer function analysis is also running to confirm the gain, which obtained from the transient analysis. It can be noticed that the gain gotten using both the analysis is similar and is as desired.

Milestone 2

Figure 6 shows the design of two stage op-amp by using the LT-Spice EDA tool-to design the op Amp circuit. The W/L ratios are set in such a way that make all the transistors remain in saturation region. In this design 2 μ m gate length is used for all the transistors to bring them in saturation region. For stability purpose we use 1 f and 100 n capacitor at the output of the circuit.



FIGURE 6. - Designed circuit of two stage op amp

Design Specification

The V_{dd} used is 2.5 volt and differential input Vin⁺ and Vin⁻ of 1 volt and for biasing voltage design simple transistor level self-biasing circuit which generates the different biasing voltage. The widths and biasing of the above circuits have

been calculated using the values considered for power dissipation and open loop DC voltage gain (given in the specifications). Table 4 shows the two-stage op amp performance.

Table 4 Two- stage op amp performance				
Parameter	Values			
P _D	3.4 mW			
A_{vo}	91 dB			
GB	10 GB			
PM	68°			

Power Dissipation

Figure 7 shows the total power consumption analyses.



FIGURE 7. - Total power consumption analyses

By using the AC analysis, the current value is got. AC analyses show the op-amp consume about 1.3 milli ampere current

As it is known that P= I*V

 $P = 1.3 \times 2.5 = 3.4 \,\mu w \tag{4}$

So, it also verifies to the written hand calculations.

The suitable capacitor values chosen for this design are: Cc = 1 FCl = 100 nF



Figure 8, 9 and 10 show the transient plot, transient plot of inputs and bode plot respectively.

The transient analyses of om-amp are simulated to confirm the gain, which is obtained from the transient analysis. It can be seen that the op-amp achieve 91 dB gain and also 68° gain which are equal to our hand written calculation.

5. CONCLUSION

In milestone 1, all the simulation are done in the LTspice Software tool using TSMC 0.25 μ m Technology taking minimum channel length of the transistors are taking as 2 μ m. The simulation was run using 2.5 V supply voltages for the fully differential folded cascode op amps in both PMOS input. Thus, getting the high open loop DC voltage gain and high ICMR for the given specifications, it can be observed that the widths of few transistors is needed to change (from the calculated values) to make all the transistors in saturation. This happens because in hand calculations, the lambda term is neglected in current calculation and because of which some of the MOSFETs were in triode region. Therefore, their width has been decreased to bring them in saturation to get required high voltage gain. Thus, from all of the above simulation plots, the correct and required performance of the circuit can be observed.

In milestone 2, two-stage op amp circuit has been designed based on Ltspice simulator. For the calculations, 1 F as a compensation capacitor and 100 nF as a load capacitor have been added to the circuit of one stage op amp that has been designed in milestone 1. In addition to these capacitors 1 F and 100 nF, two transistors types (PMOS – M11) and (NMOS – M₁₂) with a width value W_{11} and W_{12} of about (888.88 and 231.88) µm have been added to the designed circuit respectively. Two parameters of the designed circuit were Zero (z)= 10 GB, and Phase margin (PM= 68 °). Two other parameters of the designed circuit such as power dissipation PD has been calculated of about (PD= 3.4 mW). The obtained output gain of this circuit was Avo= 91 dB, this result revealed that the design has a high gain.

ACKNOWLEDGEMENT

We are grateful to Al-Iraqi University, University of Technology and Universite d'Angers for providing support to accomplish this work.

CONFLICTS OF INTEREST

The authors declare no conflict of interest

REFERENCES

[1] "A 2.5GHZ CMOS FOLDED CASCODE OPERATIONAL AMPLIFIER," International Journal of Advance Engineering and Research Development, vol. 3, no. 08, Aug. 2016, doi: 10.21090/ijaerd.030819.

[2] G. Yosefi, "The high recycling folded cascode (HRFC): A general enhancement of the recycling folded cascode operational amplifier," Microelectronics Journal, vol. 89, pp. 70–90, Jul. 2019, doi: 10.1016/j.mejo.2019.04.016.

[3] A. Tonk, "A Literature Review on Leakage and Power Reduction Techniques in CMOS VLSI Design," International Journal on Recent and Innovation Trends in Computing and Communication, vol. 3, no. 2, pp. 554–558, 2015, doi: 10.17762/ijritcc2321-8169.150228.

[4] A. Tiwari, "Leakage Power Reduction in CMOS VLSI Circuits using Advance Leakage Reduction Method," International Journal for Research in Applied Science and Engineering Technology, vol. 9, no. VI, pp. 962–966, Jun. 2021, doi: 10.22214/ijraset.2021.35065.

[5] A. Shaqrah and A. Almars, "Examining the internet of educational things adoption using an extended unified theory of acceptance and use of technology," Internet of Things, vol. 19, p. 100558, Aug. 2022, doi: 10.1016/j.iot.2022.100558.

[6] M. A. Carlos-Mancilla, L. F. Luque-Vega, H. A. Guerrero-Osuna, G. Ornelas-Vargas, Y. Aguilar-Molina, and L. E. González-Jiménez, "Educational Mechatronics and Internet of Things: A Case Study on Dynamic Systems Using MEIoT Weather Station," Sensors, vol. 21, no. 1, p. 181, Dec. 2020, doi: 10.3390/s21010181.

[7] P. K. Chan, L. S. Ng, L. Siek, and K. T. Lau, "Designing CMOS folded-cascode operational amplifier with flicker noise minimisation," Microelectronics Journal, vol. 32, no. 1, pp. 69–73, Jan. 2001, doi: 10.1016/s0026-2692(00)00105-1.

[8] G. Yosefi, "The high recycling folded cascode (HRFC): A general enhancement of the recycling folded cascode operational amplifier," Microelectronics Journal, vol. 89, pp. 70–90, Jul. 2019, doi: 10.1016/j.mejo.2019.04.016.

[9] C.-W. Lu and C.-M. Hsiao, "0.9 V rail-to-rail constant gm CMOS amplifier input stage," Electronics Letters, vol. 45, no. 23, p. 1145, 2009, doi: 10.1049/el.2009.9033.

[10] P. R. Agostinho, O. L. Gonçalez, and G. Wirth, "Rail to rail radiation hardened operational amplifier in standard CMOS technology with standard layout techniques," Microelectronics Reliability, vol. 67, pp. 99–103, Dec. 2016, doi: 10.1016/j.microrel.2016.11.001.

[11] P. Ptak, "APPLICATION OF THE SOFTWARE PACKAGE LTSPICE FOR DESIGNING AND ANALYSING THE OPERATION OF ELECTRONIC SYSTEMS," SOCIETY. INTEGRATION. EDUCATION. Proceedings of the International Scientific Conference, vol. 5, pp. 402–409, May 2018, doi: 10.17770/sie2018vol1.3118.

[12] N. Assoudi et al., "Comparative examination of the physical parameters of the sol gel produced compounds La0.5Ag0.1Ca0.4MnO3 and La0.6Ca0.3Ag0.1MnO3," Optical and Quantum Electronics, vol. 54, no. 9, Jul. 2022, doi: 10.1007/s11082-022-03927-x.

[13] M. Rasheed, O. Alabdali, S. Shihab, A. Rashid, and T. Rashid, "On the Solution of Nonlinear Equation for Photovoltaic Cell Using New Iterative Algorithms," Journal of Physics: Conference Series, vol. 1999, no. 1, p. 012078, Sep. 2021, doi: 10.1088/1742-6596/1999/1/012078.

[14] M. Rasheed, M. Nuhad Al-Darraji, S. Shihab, A. Rashid, and T. Rashid, "The numerical Calculations of Single-Diode Solar Cell Modeling Parameters," Journal of Physics: Conference Series, vol. 1963, no. 1, p. 012058, Jul. 2021, doi: 10.1088/1742-6596/1963/1/012058.

[15] M. Rasheed, M. N. Al-Darraji, S. Shihab, A. Rashid, and T. Rashid, "Solar PV Modelling and Parameter Extraction Using Iterative Algorithms," Journal of Physics: Conference Series, vol. 1963, no. 1, p. 012059, Jul. 2021, doi: 10.1088/1742-6596/1963/1/012059.

[16] M. Darraji, L. Saqban, T. Mutar, M. Rasheed, and A. Hussein, "Association of Candidate Genes Polymorphisms in Iraqi Patients with Chronic Kidney Disease," Journal of Advanced Biotechnology and Experimental Therapeutics, vol. 6, no. 1, p. 687, 2022, doi: 10.5455/jabet.2022.d147.

[17] M. Al-Darraji, S. Jasim, O. Salah Aldeen, A. Ghasemian, and M. Rasheed, "The Effect of LL37 Antimicrobial Peptide on FOXE1 and lncRNA PTCSC 2 Genes Expression in Colorectal Cancer (CRC) and Normal Cells," Asian Pacific Journal of Cancer Prevention, vol. 23, no. 10, pp. 3437–3442, Oct. 2022, doi: 10.31557/apjcp.2022.23.10.3437.
[18] M. A. Sarhan, S. Shihab, B. E. Kashem, and M. Rasheed, "New Exact Operational Shifted Pell Matrices and Their Application in Astrophysics," Journal of Physics: Conference Series, vol. 1879, no. 2, p. 022122, May 2021, doi: 10.1088/1742-6596/1879/2/022122.

[19] D. Bouras, M. Rasheed, R. Barille, and M. N. Aldaraji, "Efficiency of adding DD3+(Li/Mg) composite to plants and their fibers during the process of filtering solutions of toxic organic dyes," Optical Materials, vol. 131, p. 112725, Sep. 2022, doi: 10.1016/j.optmat.2022.112725.

[20] D. Bouras, M. Fellah, A. Mecif, R. Barillé, A. Obrosov, and M. Rasheed, "High photocatalytic capacity of porous ceramic-based powder doped with MgO," Journal of the Korean Ceramic Society, Oct. 2022, doi: 10.1007/s43207-022-00254-5.

[21] Bouras and M. Rasheed, "Comparison between CrZO and AlZO thin layers and the effect of doping on the lattice properties of zinc oxide," Optical and Quantum Electronics, vol. 54, no. 12, Oct. 2022, doi: 10.1007/s11082-022-04161-1.

- [22] A. H. Ali, A. S. Jaber, M. T. Yaseen, M. Rasheed, O. Bazighifan, and T. A. Nofal, "A Comparison of Finite Difference and Finite Volume Methods with Numerical Simulations: Burgers Equation Model," Complexity, vol. 2022, pp. 1–9, Jun. 2022, doi: 10.1155/2022/9367638.
- [23] T. Rashid and M. M. Mokji, "Low-Resolution Image Classification of Cracked Concrete Surface Using Decision Tree Technique," Lecture Notes in Electrical Engineering, pp. 641–649, 2022, doi: 10.1007/978-981-19-3923-5_55.