

A study of MOSFET Device for the characterization of ID-VG and ID-VD Curves

Taha Rashid1,2 [,](https://orcid.org/0000-0003-1010-8317) Mohammed RASHEED3, 4 [*](https://orcid.org/0000-0002-0768-2142), Mohammed Abdelhadi Sarhan⁵ [,](https://orcid.org/0000-0002-7011-6581) Ahmed Shawki Jaber⁵ [,](https://orcid.org/0000-0002-2919-2574) Mustafa Nuhad Al-Darraji⁶ [,](https://orcid.org/0000-0002-2008-8922) Tarek Saidani⁷ [,](https://orcid.org/0000-0002-7727-4734) Anwar Abdul-jabbar² [,](https://orcid.org/0000-0002-7395-9883) Ahmed Rashid¹ [,](https://orcid.org/0000-0001-8180-6310) **Iqbal Alshalal⁸ [,](https://orcid.org/0000-0003-0948-7460) Haitham M. Ibrahim Al-Zuhairi⁸ [,](https://orcid.org/0000-0003-1050-8572) Auday Awad Abtan⁸ [,](https://orcid.org/0000-0002-2918-2325) Ahmad Salman Hammood⁸ [,](https://orcid.org/0000-0001-6432-1901) Adi Mahmood Abdul Hussein[3](https://orcid.org/0000-0002-3089-6368)**

¹College of Arts, Al-Iraqia University, Baghdad, Iraq

²Computer and Microelectronic Systems, Faculty of Engineering, Universiti Teknologi Malaysia (UTM), Skudai 81310, Johor Bahru, Malaysia

⁴MOLTECH Anjou, Universite d'Angers/UMR CNRS 6200, 2, Bd Lavoisier, 49045 Angers, France

⁵Mathematics Science Department, College of Science, Mustansiriyah University, Baghdad, Iraq

⁶Department of Biology, College of Science, University Of Al-Anbar, Anbar, Iraq

⁷Department of Physics, Akli Mohaned Oulhadj University of Bouira, Bouira, 10000, Algeria

⁸Training and Workshops Center, University of Technology- Iraq, Baghdad, Iraq

*Corresponding author, Mohammed RASHEED

DOI: https://doi.org/10.55145/ajest.2023.01.01.005

Received July 2022; Accepted October 2022; Available online October 2022

ABSTRACT: In this paper, the MOSFET device structure has been simulated using an open-source simulator and the characterization of the ID-VG and ID-VD curves has been studied. The n-channel MOSFET device structure for three distinct generations has been simulated using the provided parameters, getting the corresponding I-V curves and observing their surface charge - V_g properties using the online simulator Nanohub. Based on the reported electrical characteristics, we may deduce that the V_{th} values decrease when the MOSFET device is scaled down. The current Id when V_g is zero is substantially higher in the third generation of the device than in the first and second generations, indicating that there is greater leakage current. Consequently, this is the punch through effect because current flows regardless of the gate voltage (i.e. even gate voltage is zero). Therefore, the device's third generation is poorly developed. In terms of performance, we can infer that the first iteration of the design is superior than the second and third generations. Therefore, substrate doping may be enhanced further for the second and third generation, while oxide thickness can be lowered further for improved performance. As the concentration of doping increases, however, we must additionally consider the influence of ionization .

Keywords: MOSFET device, ID-VG and ID-VD Curves, Vth, Vg, Id.

1. INTRODUCTION

Over the few decades, the microelectronic industry has greatly benefitted from the MOSFET scaling or miniaturization [1]. The shrinking of the MOSFETs allows hundreds of millions of transistors to be placed on a single silicon chip [2]. The miniaturization in MOSFETs, over the years, has enabled higher device density in ICs and has improved the operating frequency and therefore the overall performance of the devices [3].

As Gordon Moore observed, the density of electronic components in a IC doubles every year, this prediction of him has become a target for miniaturization in the semiconductor industry [4]. Later Robert H. Dennard described how transistors could be scaled reliably to smaller dimensions (essence of Moore's Law) [5]. He showed how to reduce the

³Applied Sciences Department, University of Technology- Iraq, Baghdad, Iraq

transistor's major parameters, including the operating voltage, capacitance, and power, as the transistors become smaller which is shown in Figure 1.

FIGURE 1. - Device scaling principles with, (a) conventional commercially available device structure. (b) Scaled-down device structure

So, with every technology node, the area of the transistors has been scaled down to half i.e., the gate channel length is made 0.7 times the previous value. The technology node refers to a specific manufacturing process and its design rules. Different nodes often imply different circuit generations and architectures [6]. [Moore's Law](https://en.wikichip.org/wiki/Moore%27s_Law) as shown in Figure 2.

FIGURE 2. - Moore's Law

However, apart from these advantages of MOSFET scaling, there are certain limitations also [7]. Because of this, maintaining good performance over the years has become very difficult. The major issues of MOSFET device scaling have been described in sections 2 and 3.

1. SHORT CHANNEL EFFECTS OF MOSFET

This phenomenon happens when the gate channel length becomes comparable to the sums of the depletion region's length of source and drain side. Therefore, if channel doping is very low, which is needed to have the required threshold voltage, the punch-through effect can occur [8].

2. PUNCH-THROUGH EFFECT

This happens when the depletion regions around the drain and the source of the MOSFET contact each other and form a single depletion region. Thus, current flow increases very rapidly and is not controlled by the gate voltage. The amount of punch-through current is dependent largely on the applied drain voltage and on the source or drain junction depths [9]. Because of this effect, the sub threshold leakage current increases that result in the increment of power dissipation as shown in Figure 3.

FIGURE 3. - Schematic view of a MOSFET, Large drain bias can result in "punch-through".

Punch-through effect can be reduced by increasing the channel doping and decreasing the oxide thickness. In this case, the drain and source depletion regions will be reduced and no parasitic current path is formed.

However, other short channel effects also appear when the channel length is reduced and channel doping is increased. One of the major effects is the Impact Ionization process [10-22].

3. IMPACT IONIZATION

Because of the reduced channel length, as the channel doping increases, the critical electrical field in the channel, due to reversed-biased drain-channel junction, increases rapidly. Thus, free carriers are accelerated under a high electric field to gain sufficient kinetic energy, allowing them to promote an electron from the valence band to the conduction band and therefore resulting in the creation of an extra electron-hole pair, the holes get swept towards the negatively charged substrate causing generation of substrate current, also known as avalanche breakdown [23-30], impact ionization as shown in Figure 4**.**

FIGURE 4. - Impact Ionization.

2. RESULTS AND DISCUSSION

In this project assignment, we will simulate following three generations of devices with the given parameters and without impact ionization included in the model

a) **First Device:** Channel length - 100 nm ; Substrate Doping - $1 \times e^{17}$ cm⁻³; Oxide thickness - 3 nm ; **First device** as shown in Figure 5.

FIGURE 5. - First device.

- From the plot of I_d - V_g Characteristics, we can see that we are simulating the device for both maximum ($V_d = 1$ V) and minimum (V_d = 0.05 V) voltage biasing. We can see that the performance of the device is better and more accurate when it is biased at maximum voltage biasing i.e., $1 \, \text{V}$.
- In the next part of the above plot, it can be noticed that the current ID is plotted against the VDS for three particular values of VGS. It can also be noticed that the current gap between different plots varies quadratically with the respective VGS differences. Thus, the device is in saturation.
- In the final part of the above plot, it is showing Surface Charge V_a Characteristics for both maximum and minimum voltage biasing. The surface charge density for the minimum voltage scaling is more than that for maximum scaling for the same value of V_a .
- **b) Second Device:** Channel length 60 nm ; Substrate Doping $6 \times e^{17}$ cm^{-3} ; Oxide thickness 2 nm ;

Here, as the channel length is decreased (scaled), so to eliminate the punch through effect, the substrate doping is increased and oxide thickness is reduced. Thus, the drain and source depletion regions will be reduced and no parasitic current path is formed and punch through effect is avoided. **Second device** as shown in **Figure 6**.

FIGURE 6. - Second device.

- From the plot of I_d - V_g Characteristics, it can be seen that we are simulating the device for both maximum ($V_d = 1$) V) and minimum ($V_d = 0.05 V$) voltage biasing. It can also be observed that the current I_d when V_g is zero is significantly more than the first device i.e. leakage current has increased.
- In the next part of the above plot, it can be noticed that the current ID is plotted against the VDS for three particular values of VGS. It can also be noticed that the current gap between different plots varies quadratically with the respective VGS differences. Thus, the device is in saturation. In addition, the drain current is more than the first device for similar values of V_d and V_a .
- In the final part of the above plot, it is showing Surface Charge V_g Characteristics for both maximum and minimum voltage biasing. The surface charge density for the minimum voltage scaling is more than that for maximum scaling for the same value of $-V_g$. It can be noticed that the surface current is increasing with the voltage scaling.

c) Third Device: Channel length - 45 nm ; Substrate Doping - $6 \times e^{17}$ cm^{-3} ; Oxide thickness - 2 nm ; Here, channel length is further decreased i.e. scaled. As shown in Figure 7.

FIGURE 7. - Third device.

- From the plot of I_d - V_g Characteristics, it can be seen that we are simulating the device for both maximum ($V_d = 1$) V) and minimum ($V_d = 0.05 V$) voltage biasing. It can also be observed that the current Id when V_a is zero is significantly more than the first and second device and hence there is more leakage current. Hence, this is the sign of punch through effect as current is flowing irrespective of the gate voltage (i.e., even gate voltage is zero).
- In the next part of the above plot, it can be noticed that the current ID is plotted against the VDS for three particular values of VGS. As the gap remains same for the drain current for the similar V_g gap, thus, it denotes that it is a short channel effect and the device is saturated for very less value of V_d compared to first and second device. In addition, the drain current is more than the first and second device for similar values of V_d and V_g .
- In the final part of the above plot, it is showing Surface Charge V_g Characteristics for both maximum and minimum voltage biasing. The surface charge density for the minimum voltage scaling is more than that for maximum scaling for the same value of V_a .

3. MANUAL CALCULATION OF THE ELECTRICAL PROPERTIES (V_{th} , I_{on} and I_{off}

a) **First Device:** For maximum scaling i.e. $V_d = 1$ V as shown in Figure 8.

FIGURE 8. $V_{th} = 0.193 V$; $I_{off} = 1.87 e^{-9} A$, $I_{on} = 0.39 mA$.

FIGURE 9. $V_{th} = 0.266 V; I_{off} = 3.9e^{-10} A, I_{on} = 0.106 mA.$

b) **Second Device:** For maximum scaling i.e. $V_d = 1$ V as shown in Figure 10.

Figure 11 shows the minimum scaling i.e. $V_d = 0.05 V$.

c) **Third Device:** For maximum scaling i.e. $V_d = 1$ V as shown in Figure 12.

FIGURE 12. $V_{th} = -0.1 V$; $I_{off} = 1.07 e^{-5} A$; $I_{on} = 0.797 mA$.

Figure 13 shows the minimum scaling i.e. $V_d = 0.05 V$.

- In this paper, we are simulating the MOSFET device structure using an open-source simulator and doing the characterization of the ID-VG and ID-VD curves.
- We have seen that with the advancement of technologies over generations, devices have been scaled down, particularly termed as MOSFET scaling or miniaturization. But apart from the advantages of MOSFET scaling, there are certain limitations also.
- We have learned about some short channel effects like punch through effect and impact ionization.
- In this assignment, we are simulating the n-channel MOSFET device structure for three different generations with the given parameters and obtaining the respective $I - V$ curves and observing their surface charge - V_a characteristics using an online simulator Nanohub.
- From the plot of I_d - V_g Characteristics of the three generations of devices, we can observe that we are simulating the device for both maximum ($V_d = 1 V$) and minimum ($V_d = 0.05 V$) voltage biasing. We can see that the performance of the device is better and more accurate when it is biased at maximum voltage biasing i.e., $1 \, \text{V}$.
- It can also be noticed in the I_d - V_d characteristics that the current I_D is plotted against the VDS for three particular values of VGS. For saturated device, from the plots, it can be clearly seen that the I_d gap for two consecutive values of V_g is square proportional to the V_g change.
- We are also plotting Surface Charge V_g Characteristics for both maximum and minimum voltage biasing. The surface charge density for the minimum voltage scaling is more than that for maximum scaling for the same value of V_a .
- From the I_d - V_g characteristics plots of different devices, we are obtaining their electrical properties like V_{th} , I_{on} and I_{off} . The values are not exact as mentioned in the manual, but are nearby values obtained from the plots.

4. CONCLUSION

From the electrical properties obtained, we can conclude that the V_{th} values are decreasing as we are scaling down the MOSFET device more and more. In the third generation of the device, we can notice that the current I_d when V_g is zero is significantly more than the first and second device and hence there is more leakage current. Hence, this is the punch through effect as current is flowing irrespective of the gate voltage (i.e. even gate voltage is zero).

Hence, the third generation of the device is not well designed. By comparing, we can conclude that the first generation of the design is better than the other two generations in terms of performance. Therefore, for the second and third generation, substrate doping can further be increased and oxide thickness further decreased to have better results. However, we also have to take care of the impact of ionization as doping concentration is increasing.

REFERENCES

- [1] H. H. Radamson et al., "Miniaturization of CMOS," Micromachines, vol. 10, no. 5, p. 293, Apr. 2019, doi: 10.3390/mi10050293.
- [2] Y. Naveh and K. K. Likharev, "Shrinking limits of silicon MOSFETs: numerical study of 10 nm scale devices," Superlattices and Microstructures, vol. 27, no. 2–3, pp. 111–123, Feb. 2000, doi: 10.1006/spmi.1999.0807.
- [3] A. Ichimura et al., "4H-SiC Trench MOSFET with Ultra-Low On-Resistance by Using Miniaturization Technology," Materials Science Forum, vol. 924, pp. 707–710, Jun. 2018, doi: 10.4028/www.scientific.net/msf.924.707.
- [4] M. I. Baranov, "AN ANTHOLOGY OF THE DISTINGUISHED ACHIEVEMENTS IN SCIENCE AND TECHNIQUE. PART 32: ALTERNATIVE ENERGY: STATE AND PROSPECTS OF DEVELOPMENT," Electrical Engineering & Electromechanics, vol. 0, no. 3, p. 3, Jun. 2016, doi: 10.20998/2074-272x.2016.3.01.
- [5] F. N. Abdul-kadir, K. khaleel Mohammad, and Y. Hashim, "Investigation and design of ion-implanted MOSFET based on (18 nm) channel length," TELKOMNIKA (Telecommunication Computing Electronics and Control), vol. 18, no. 5, p. 2635, Oct. 2020, doi: 10.12928/telkomnika.v18i5.15958.
- [6] C. Gorriz, "EU Company Law: Past, Present and … Future?," Global Jurist, vol. 19, no. 1, Mar. 2018, doi: 10.1515/gj-2017-0029.
- [7] G. Crupi, D. Schreurs, and A. Caddemi, "Effects of Gate-Length Scaling on Microwave MOSFET Performance," Electronics, vol. 6, no. 3, p. 62, Aug. 2017, doi: 10.3390/electronics6030062.
- [8] M. Ghassemi and A. A. Orouji, "Improving Short Channel Effects by Reformed U-Channel UTBB FD SOI MOSFET: A Feasible Scaled Device," Silicon, vol. 14, no. 3, pp. 1013–1022, Jan. 2021, doi: 10.1007/s12633- 020-00861-z.
- [9] K. Lee et al., "Hot-Electron-Induced Punch-Through (HEIP) Effect in p-MOSFET Enhanced by Mechanical Stress," IEEE Electron Device Letters, vol. 42, no. 10, pp. 1424–1427, Oct. 2021, doi: 10.1109/led.2021.3104885.
- [10] A. Kumar Kamal and J. Singh, "Simulation-Based Ultralow Energy and High-Speed LIF Neuron Using Silicon Bipolar Impact Ionization MOSFET for Spiking Neural Networks," IEEE Transactions on Electron Devices, vol. 67, no. 6, pp. 2600–2606, Jun. 2020, doi: 10.1109/ted.2020.2985076.
- [11] M. Rasheed, O. Alabdali, S. Shihab, A. Rashid, and T. Rashid, "On the Solution of Nonlinear Equation for Photovoltaic Cell Using New Iterative Algorithms," Journal of Physics: Conference Series, vol. 1999, no. 1, p. 012078, Sep. 2021, doi: 10.1088/1742-6596/1999/1/012078.
- [12] N. Assoudi et al., "Comparative examination of the physical parameters of the sol gel produced compounds La0.5Ag0.1Ca0.4MnO3 and La0.6Ca0.3Ag0.1MnO3," Optical and Quantum Electronics, vol. 54, no. 9, Jul. 2022, doi: 10.1007/s11082-022-03927-x.
- [13] A. H. Ali, A. S. Jaber, M. T. Yaseen, M. Rasheed, O. Bazighifan, and T. A. Nofal, "A Comparison of Finite Difference and Finite Volume Methods with Numerical Simulations: Burgers Equation Model," Complexity, vol. 2022, pp. 1-9, Jun. 2022, doi: 10.1155/2022/9367638.
- [14] M. Al-Darraji, S. Jasim, O. Salah Aldeen, A. Ghasemian, and M. Rasheed, "The Effect of LL37 Antimicrobial Peptide on FOXE1 and lncRNA PTCSC 2 Genes Expression in Colorectal Cancer (CRC) and Normal Cells," Asian Pacific Journal of Cancer Prevention, vol. 23, no. 10, pp. 3437–3442, Oct. 2022, doi: 10.31557/apjcp.2022.23.10.3437.
- [15] D. Bouras, M. Rasheed, R. Barille, and M. N. Aldaraji, "Efficiency of adding DD3+(Li/Mg) composite to plants and their fibers during the process of filtering solutions of toxic organic dyes," Optical Materials, vol. 131, p. 112725, Sep. 2022, doi: 10.1016/j.optmat.2022.112725.
- [16] M. Darraji, L. Saqban, T. Mutar, M. Rasheed, and A. Hussein, "Association of Candidate Genes Polymorphisms in Iraqi Patients with Chronic Kidney Disease," Journal of Advanced Biotechnology and Experimental Therapeutics, vol. 6, no. 1, p. 687, 2022, doi: 10.5455/jabet.2022.d147.
- [17] D. Bouras, M. Fellah, A. Mecif, R. Barillé, A. Obrosov, and M. Rasheed, "High photocatalytic capacity of porous ceramic-based powder doped with MgO," Journal of the Korean Ceramic Society, Oct. 2022, doi: 10.1007/s43207-022-00254-5.
- [18] M. Rasheed, M. Nuhad Al-Darraji, S. Shihab, A. Rashid, and T. Rashid, "The numerical Calculations of Single-Diode Solar Cell Modeling Parameters," Journal of Physics: Conference Series, vol. 1963, no. 1, p. 012058, Jul. 2021, doi: 10.1088/1742-6596/1963/1/012058.
- [19] M. Rasheed, M. N. Al-Darraji, S. Shihab, A. Rashid, and T. Rashid, "Solar PV Modelling and Parameter Extraction Using Iterative Algorithms," Journal of Physics: Conference Series, vol. 1963, no. 1, p. 012059, Jul. 2021, doi: 10.1088/1742-6596/1963/1/012059.
- [20] M. A. Sarhan, S. Shihab, B. E. Kashem, and M. Rasheed, "New Exact Operational Shifted Pell Matrices and Their Application in Astrophysics," Journal of Physics: Conference Series, vol. 1879, no. 2, p. 022122, May 2021, doi: 10.1088/1742-6596/1879/2/022122.
- [21] D. Bouras and M. Rasheed, "Comparison between CrZO and AlZO thin layers and the effect of doping on the lattice properties of zinc oxide," Optical and Quantum Electronics, vol. 54, no. 12, Oct. 2022, doi: 10.1007/s11082-022-04161-1.
- [22] T. Rashid and M. M. Mokji, "Low-Resolution Image Classification of Cracked Concrete Surface Using Decision Tree Technique," Lecture Notes in Electrical Engineering, pp. 641–649, 2022, doi: 10.1007/978-981-19-3923- 5_55.
- [23] I. Alshalal, H. M. I. Al-Zuhairi, A. A. Abtan, M. Rasheed, and M. K. Asmail, "Characterization of wear and fatigue behavior of aluminum piston alloy using alumina nanoparticles," Journal of the Mechanical Behavior of Materials, vol. 32, no. 1, Jan. 2023, doi: https://doi.org/10.1515/jmbm-2022-0280.
- [24] A. M. A. Hussein, S. A. Abdullah, M. RASHEED, R. S. Zamel, "Optical and Electrical Properties of Glass/Graphene Oxide Thin Films". Iraqi Journal of Physics, vol. 18, no. 47, 2020, pp. 73-83. DOI: 10.30723/ijp.18.47.73-83.